Hitachi researchers reveal a new thermal model for scalable silicon quantum computers, helping to cool the quantum frontier.
In an important research project, Hitachi, Ltd. researchers have addressed one of the industry’s most enduring “silent killers, heat, as the race to develop a working, large-scale quantum computer heats up globally. The study presents a straightforward and expandable thermal circuit model intended to control the temperature of silicon quantum dot arrays. This is a crucial step in the development of mass-produced quantum processors.
The Quantum Computing Heat Dilemma
Because of their exceptional transistor integration, extended coherence durations, and great fidelity, silicon quantum-dot arrays are seen to be among the most promising platforms for quantum computing. However, these systems have a significant thermal issue when the number of qubits increases from a few to thousands or millions. Heating is an “unavoidable issue” in large-scale integration, according to the researchers.
Shorter coherence durations, raised reading errors, and increased charge noise can result from even small increases in electron or hole temperature. The driving of charge sensors, losses of microwave signals, and heat escaping through wiring from room temperature settings are some of the causes of these thermal problems. The Hitachi team concentrated on temperature control through structural design, while others have tried to address this using sophisticated cryo-electronics or heat-tolerant qubits.
You can also read SuperQ Quantum Launches The ChatQLM At CES 2026
Heat Mapping Similar to Electricity
Conceptualizing a quantum-dot array as a thermal distributed-element circuit—basically, a “thermal transmission line”- is the study’s main novelty. The researchers discovered that they could use the same mathematical framework used for electrical circuits to analyze heat transfer because most silicon QD arrays have a periodic gate configuration.
This new model uses voltage to indicate temperature and current to represent heating power. This made it possible for the scientists to determine how heat moves over a quantum device using the “telegrapher’s equations,” a collection of linked differential equations usually used to describe electrical signals on a wire. The researchers developed a method that can forecast local temperatures at every place in a large-scale array by describing distributed elements like heat inflow resistance (Rin), heat dissipation resistance (Rex), and heat capacitance (Cex).
You can also read Classiq Quantum Computing at the World Economic Forum 2026
Testing the Model
The researchers created a T-shaped silicon-on-insulator (SOI) device with a number of fine-pitch polysilicon gate electrodes to verify their theory. By passing electricity through particular barrier gates, the technology enabled them to activate local heaters while concurrently monitoring the temperature at various distances.
The scientists used a single-electron transistor (SET) and Coulomb blockade thermometry (CBT) to quantify these temperatures at the millikelvin scale. They were able to accurately determine the local electron temperature by monitoring differential conductance and sweeping voltages.
The model successfully replicated the experimental data, indicating that heat declines exponentially as it moves away from a source. The experimental results were remarkable. When metallic elements predominated in the structure, the scientists discovered that the temperature increase was related to the square root of the heating power.
You can also read SEALSQ Corp Stock Is Attracting Investor Attention In 2026
Creating the Next Generation Quantum Chips
There are important ramifications for the design of quantum hardware in the future. Reducing heating power (P), increasing the distance (D) between heat sources and qubits, and minimizing device-dependent parameters known as a and Lth are the three main requirements identified by the study to shield qubits from thermal interference.
The typical length of heat dissipation, or Lth, is a crucial parameter. A structure that makes it harder for heat to reach sensitive qubits is indicated by a smaller Lth. To improve the ratio of heat dissipation to heat intake, the researchers propose that metallic heat sinks or through-silicon vias (TSVs) be added to future chips. The researchers said, Our proposed model is straightforward, easy to understand, and scalable. It offers a necessary framework for the quantitative thermal design of large-scale silicon-based quantum computers.”
You can also read Pomerantz LLP accuses Quantum Biopharma of market abuse
The Path Ahead
The Hitachi team is already anticipating the next problem, thermal dynamics, even though the static model has been validated. Maintaining qubit fidelity during high-speed gate operations requires an understanding of how temperatures change in real-time. Similar to a low-pass filter in an electrical circuit, heat capacitance will be incorporated into the model in further work to replicate transient thermal responses.
The scientists also proposed that even more advanced thermal management in future quantum devices may be achieved using phonon engineering, which involves creating structures where heat-carrying phonons propagate as waves.
This study, which is a significant contribution from the Hitachi Research & Development Group to the global effort to create usable quantum computing, was financed by the JST Moonshot R&D Grant.
You can also read Kathy Hochul 2026 Quantum Corridor Plan For New York State
